GALS-based LPSP: Performance Analysis of a Novel Architecture for Low Power High Performance Security Processors
نویسندگان
چکیده
منابع مشابه
Statistical Power Analysis for High-Performance Processors
As device sizes continue to shrink and circuit complexity continues to grow, power has become the limiting factor in today’s processor design. Since the power dissipation is a function of many variables with uncertainty, the most accurate representation of chip power or macro power is a statistical distribution subject to process and workload variation, instead of a single number for the averag...
متن کاملA Low-power Cache System for High-performance Processors
In modern processors, a cache system becomes the main contributor of the total power consumption as it greatly improves the performance. Most of the power consumption is caused by its complex architecture, very frequent access and progressively increased size. This thesis presents three techniques in a cache system in order to reduce both power consumption and access latency. We also propose a ...
متن کاملLow Power Architecture Design and Compilation Techniques forHigh-Performance Processors
Reducing switching activity would significantly reduce power consumption of a processor chip. In this paper, we present two novel techniques, Gray code addressing and Cold scheduling, for reducing switching activity on high performance processors. We use Gray code which has only one-bit different in conseuctive number for addressing. Due to locality of program execution, Gray code addressing ca...
متن کاملA Novel Analysis on Low-Power High-Performance Flip-Flops
The fast growth of the power density in integrated circuits has made area and power dissipation as the vital design measures. In this paper, several different flip-flop topologies are analyzed and an area, power efficient flip-flop design is proposed. This design overcomes the power dissipation due to the large precharge node capacitance, with reduced number of transistors. The comparative powe...
متن کاملAlgorithms and analysis of scheduling for low-power high-performance DSP on VLIW processors
Switching activity and schedule length are the two most important factors that influence the energy consumption of an application executed on a VLIW (very long instruction word) processor. Considering these two factors together, we propose an instruction-level energy-minimisation scheduling technique to reduce the energy consumption of applications on VLIW processors. We first formally prove th...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Networking and Computing
سال: 2012
ISSN: 2185-2839,2185-2847
DOI: 10.15803/ijnc.2.1_56